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Abstract 
This paper proposes implementation of Three Level Diode-Clamped Multilevel inverter using IGBT’s fed 
PMSM drive. The pulses for the inverters have been developed by using Carrier based Space Vector Pulse 
Width Modulation Technique (CB-SVPWM). Carrier based Space Vector Pulse Width Modulation Technique 
is most prominent PWM technique for three phase voltage source inverters for the control of Permanent 
Magnet Synchronous Motors. The output voltages, currents, torque & speed characteristics have studied for 
three-level inverters fed PMSM drive. It has observed three -level inverter with Carrier based Space Vector 
Pulse Width Modulation Technique (CB-SVPWM) can use more DC link voltage as compare to Space Vector 
Pulse Width Modulation Technique (SVPWM). and also CB-SVPWM Technique utilizes DC bus voltage 
more efficiently and generates less harmonics. 
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1. Introduction  
 
The most attractive applications of the Multilevel power conversion technology are in the medium- to high-
voltage range (2-13 kV), and include motor drives, power distribution, power quality and power conditioning 
applications. In general, multilevel power converters can be viewed as voltage synthesizers, in which the high  
* Corresponding author : E-mail address: rakesh_shriwastava@rediffmail.com. 
output voltage is synthesized from many discrete smaller voltage levels. The selection of the best topology of 
 multilevel inverter and the best control method for each given application are unspecified and is subject to 
different engineering tradeoffs. By concentrating on the DC/AC multilevel inverter power conversion 
technologies that do not require power regeneration, several attractive topological, modulation and power 
semiconductor device choices present themselves [1]-[4]. 
The highly developed multilevel inverter topologies are  
x Diode Clamped 
x Flying Capacitor 
x Cascade Full Bridge 
 The Modulation strategies are classified as Fundamental Frequency Switching 
x Pulse Width Modulation 
x Sinusoidal Pulse Width Modulation (SPWM) 
x Space Vector Pulse Width Modulation (SVPWM) 
x  Carrier Based Space Vector Pulse Width Modulation (CB-SVPWM) 
In low power and low voltage drive applications ,the two-level inverter configuration has attracted 
attention where as in high power high performances voltage drive applications ,three-level inverter 
configuration has attracted more attention as compared to two-level inverter configuration . The objective 
of these two-level and three-level inverter configuration is to provide a three phase voltage source, where 
the amplitude, phase, and frequency of the voltages should always be controllable. The two-level inverter 
is consists of only one switching cell per phase but the three-level inverter has two switching cell per 
phase. Three level DCMLI is most favorable among the various multi level configuration. Using enough 
levels the multi-level inverter generates approximately a sinusoidal voltage waveform with very low 
harmonic distortion [2]-[6]. With the availability of high speed power semi conductor devices the 
harmonic contents of output voltage can be minimized or reduced significantly by switching techniques 
like Carrier Based space vector pulse width modulation (CB-SVPWM). Compared to the conventional 
SVPWM this method is simpler and avoids complex trigonometric calculations. 
                 In this paper the analysis of three-level diode clamped multilevel inverters has simulated using 
IGBT’s , pulses for the switches has simulated using CB-SVPWM technique and the output of these 
inverters are fed to Permanent Magnet Synchronous Motor. A Torque & Speed characteristic of PMSM 
has been studied [4]. 
 
                    
2.  Diode clamped multilevel inverter configuration 
 
This circuit converts the available ac line voltage into required dc voltage for the Three level Diode 
clamped Inverter. It uses four diode D1, D2, D3 and D4 in bridge configuration as shown in fig.1 Diode 
bridge converts ac to dc. This dc voltage is not pure dc voltage but contains ac ripples in it. So capacitor 
is connected across the output of the bridge rectifier which filters out ac contained in the dc and gives 
almost pure dc voltage. Figure 1 shows the Power circuit of three level diode clamped inverter (DCMLI) 
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fed PMSM drive, where only one DC source Vd is needed. Two capacitors are used to split the DC 
voltage and provide a neutral point N. The inverter leg A is composed of four active switches Sa1, Sa2, 
Sa3 and Sa4 with two anti-parallel diodes D1 to D4.The switches are employed with 12 IGBT’s 
.Switching states for three-level inverter are shown in Table I. For one leg operation of phase-A for a 
three-level diode clamped inverter, to have a output voltage of Vdc/2 the switches Sa1, Sa2 should 
conduct and to have –Vdc/2 voltage, the switches Sa3. Sa4 should conduct and to have output voltage as 
zero the switches Sa2, Sa3 should conduct. For each voltage level two switches should conduct at a time. 
The maximum output voltage in the output is half of the DC source. 
 
Fig. 1 Power circuit of three level diode clamped inverter (DCMLI) fed PMSM drive 
 
Table 1. Switching sequences for three-level diode clamped inverter 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
3.  CB-SVPWM configuration for three-level inverter 
 
Carrier based SVPWM allow fast and efficient implementation of SVPWM without sector determination. 
The technique is based on the duty ratio profiles that SVPWM exhibits By comparing the duty ratio 
profile with a higher frequency triangular carrier the pulses can be generated, based on the same 
arguments as the sinusoidal pulse width modulation. 
 
Sector Voltage 
Vector 
Switching State 
Sa1 Sa2 Sa3 Sa4 Sb1 Sb2 Sb3 Sb4 Sc1 Sc2 Sc3 Sc4 
1 V1 1 1 0 0 0 0 1 1 0 0 1 1 
2 V2 1 1 0 0 0 1 1 0 0 0 1 1 
3 V3 1 1 0 0 1 1 0 0 0 0 1 1 
4 V4 0 1 1 0 1 1 0 0 0 0 1 1 
5 V5 0 0 1 1 1 1 0 0 0 0 1 1 
6 V6 0 0 1 1 1 1 0 0 0 1 1 0 
7 V7 0 0 1 1 1 1 0 0 1 1 0 0 
8 V8 0 0 1 1 0 1 1 0 1 1 0 0 
9 V9 0 0 1 1 0 0 1 1 1 1 0 0 
10 V10 0 1 1 0 0 0 1 1 1 1 0 0 
11 V11 1 1 0 0 0 0 1 1 1 1 0 0 
12 V12 1 1 0 0 0 0 1 1 0 1 1 0 
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Fig.2.Block diagram of CBSVPWM 
 
4.  Mathematical model of PMSM 
 
The mathematical model of a Permanent magnet synchronous motor is identical to that of cylindrical 
rotor synchronous motor. The rotor of synchronous motor is replaced with high resistivity PM material. 
Hence, induced current in the rotor are nearly equal to zero. The permanent magnets on the rotor are 
shaped in such a way as to produce sinusoidal back EMF in stator windings.  
 
The PMSM model equations are: 
 
Vd =RId +Ld(dId/dt)-PωLqIq                                                                                                                    (1) 
Vq=RIq +Lq(dIq/dt)+PωLdId + Pωλf                                                                                                  (2) 
Te =TL + Bω +Jm(dω/dt)                                                                                 (3)                                                                     
Te =KtIq +(3/2)P (Ld -Lq)IdIq                                                                                                                   (4) 
For SMPM, the direct & quadrature components of the inductances are the same. 
Hence Te =KtIq                                                                                                                                                  (5) 
Kt =(3/2)P λf                                                                                                                                                        (6) 
 
From the above equation (5) the torque producing current is along the quadrature-axis. To reach 
maximum efficiency, the torque per ampere relationship should be maximum. This can be easily obtained 
by keeping the direct-axis current to zero at all times. 
Where  
R is the stator resistance. ,Vd- direct axis voltage.,Vq- quadrature-axis voltage.,,Id- direct axis current. 
,Iq- quadrature-axis current.,,Ld-- direct axis inductance, Lq - quadrature-axis. Inductance.,ω - rotor 
rotational speed ,λf- permanent magnet flux. ,Te- electromagnetic torque. 
 
5. Simulation results and analysis  
The simulation of three level diode clamped IGBT inverter fed PMSM electrical drive system is 
investigated. Two modulation techniques have been applied to the three level diode clamped IGBT 
inverter. The system used was investigated for steady state. The output waveforms of SVPWM and 
CBSVPWM are shown in fig.5 to fig.9.The THD analysis of line voltage current  of three level diode 
clamped inverter (DCMLI) using SVPWM& CB-SVPWM.are shown in fig.10 & fig.11. 
 
The parameters used in this simulation are shown in below: 
 
Ld=0.006365; Lq=0.006365; R=1.6; PM_flux=0.1852; P=2; F=0.00005396; J=0.0001854 
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Fig.3. Simulation model of three level diode clamped inverter (DCMLI) fed PMSM drive with SVPWM. 
 
 
 
Fig.4. Simulation model of  three level diode clamped inverter (DCMLI) fed PMSM drive with  CB-SVPWM. 
                                          
 
Fig.5. Output line voltage of three level diode clamped inverter (DCMLI) (a) SVPWM,(b)CB-SVPWM. 
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Fig.6. Output line current of three level diode clamped inverter (DCMLI) (a) SVPWM,(b)CB-SVPWM. 
 
 
Fig.7 Output Speed of a three level diode clamped inverter (DCMLI) fed PMSM drive. (a) SVPWM,(b)CB-SVPWM. 
 
 
 
Fig.8 Output Torque of a three level diode clamped inverter (DCMLI) fed PMSM drive. (a) SVPWM,(b)CB-SVPWM. 
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Fig.9. Three phase Stator current of three level diode clamped inverter (DCMLI) fed PMSM drive (a) SVPWM,(b)CB-SVPWM. 
 
 
 
Fig .10.Determination of THD of line voltage of three level diode clamped inverter (DCMLI) (a) SVPWM,(b)CB-SVPWM. 
 
 
       
                
Fig .11.Determination of THD of line current of three level diode clamped inverter (DCMLI) (a) SVPWM,(b)CB-SVPWM. 
 
Table3 Comparison of THD for voltage and currents using, SVPWM, CB-SVPWM. 
 
THD SVPWM CB-SVPWM 
Line  Voltage 10.89% 10.04% 
Line  Current 2.33% 0.73% 
     
7. Conclusion 
In this paper, the simulation model of  three-level diode clamped inverter fed PMSM drive using two different 
modulation techniques has studied. The output voltage, current of the inverter and the speed, torque and the 
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three-phase currents of the PMSM for SVPWM and CB-SVPWM have plotted. From the analysis we can 
conclude that the CBSVPWM is similar to SVPWM but much simple, easy and the fastest method without 
much mathematical calculations like angle and sector determination as in SVPWM. This method can be easily 
extended to n-level inverter. THD of voltage and current also reduces which is shown in table3. 
 
References 
 
[1] Aneesh, M.A.S., Gopinath.A, Baiju.M.R. ” A Simple Space Vector PWM Generation Scheme for Any General n-Level Inverter 
“Vol.56, issue-5, Industrial Electronics, IEEE Transactions, pp.1649-1656, May- 2009. 
[2] Gupta.G.K, Khambadkone.A.M.,” A Space Vector PWM Scheme for Multilevel Inverters Based on Two-Level Space Vector PWM “ 
vol.53, issue-5,Industrial Electronics, IEEE Transactions,Oct.2006. 
[3] “Pulse width modulation for power converters” principles and practice by D. Grahame Holmes and Thomas A. L 
[4] “Multilevel inverters: a survey of topologies, controls, and applications” by José Rodríguez, Jih-Sheng Lai, and Fang Zheng Peng 
1999 IEEE paper. 
[5] Multilevel converters for large electric drives” by Leon M. Tolbert, Fang Zheng Peng, and Thomas G. Habetler. 
[6] “Fault diagnosis system for a multilevel inverter using a neural network” by Surin Khomfoi & Leon M. Tolbert. 
[7]. Jang-Hwan Kim, Seung-Ki Sul and Prasad N. Enjeti, [2005]” A Carrier-Based PWM Method with Optimal Switching Sequence for a 
Multi-level Four-leg VSI,”IEEE Conference Publication,PP:99-105. 
[8]. Keliang Zhou and Danwei Wang,[2002] “Relationship Between Space-Vector Modulation and Three-Phase Carrier-Based PWM: A 
Comprehensive Analysis,” IEEE Transactions on Industrial Electronics, Vol. 49, No. 1,PP:186-195. 
[9]. Wenxi Yao, Haibing Hu, and Zhengyu Lu, [2008]”Comparisons of Space-Vector Modulation and Carrier-Based Modulation of 
Multilevel Inverter,”IEEE Transactions on Power Electronics, Vol. 23,No. 1, PP: 45-51 
 
AUTHORS BIOGRAPHY 
 
Mr. Rakesh Shriwastava obtained the B.E.Degree in Power Electronics Engineering from Nagpur University,India in 
1994. He received the M.E.Degree in Control Engineering from Walchand college of Engineering,Sangli, (MS) India in 
2007 & Pursuing the Ph.D.degree in Electrical Engineering from Nagpur University,Nagpur Since 2011 He is currently 
Working as Associate Professor & Head,in Electrical Engineering Department of Bapurao Deshmukh College of 
Engineering, Sewagram(Wardha).His research interests include analysis and control of electrical drives, particularly in 
hybrid and electric vehicle applications. He is a Life Member of the Indian Society for technical Education. 
 
Dr.Manoj.B.Daigavane obtained the B.E. Degree in Power Electronics Engineering from Nagpur University,India in 
1988. He received the M.S.Degree in Electronics and Control Engineering from Birla Institute of Technology and 
Science, Pilani (Raj) India in 1994.He also obtained the M.E. Degree in Power Electronics Engineering from Rajeev 
Gandhi University of Technology, Bhopal (M.P), India in 2001. He received 
 Ph D Degree in Electrical Engineering from RTM Nagpur University, India in 2009. Since Sept.1988- June 2007, he had 
been with the Department of Electronics and Power Electronics Engineering, B. D. College of Engineering, Sewagram (Wardha), 
affiliated to the Nagpur University, India. Since July 1, 2007 to Apr 30, 2009, he was Professor & Head of Electrical and Electronics 
Engineering, Disha Institute of Mgmt. and Tech., Raipur (C.G.) where he is engaged in teaching & research. He had been Principal of 
S.D College of Engineering, Selukate,Wardha, Maharashtra (India), since May 01,2009 to July 15, 2013. He had been Principal of 
Vidarbha Institute of Technology, Nagpur ,Maharashtra (India), since July 16, 2013 to Jan 31, 2015. Presently, he is Principal of 
G.H.Raisoni Institute of Engineering & Technology for Women, Nagpur,– Maharashtra (India), since Feb.1,2015. His main areas of 
interest are resonant converters, Power quality issues, DSP applications and Power electronics for motor drives. He is a Member of the 
Institution of Engineers (India) and a Life Member of the Indian Society for technical Education. 
  
 
Dr.Mrs.Prema.M.Daigavane obtained the B.E. Degree in Electrical Engineering from Amravati University, India in 
1988. She received the M.S.Degree in Electronics and Control Engineering from Birla Institute of Technology and 
Science, Pilani (Raj) India in 1996.She received Ph D Degree in Elecronics Engineering from RTM Nagpur University, 
India in 2013. Since August 1988- June 2007, she had been with the Department of Electronics and Power Electronics 
Engineering, B. D. College of Engineering, Sewagram (Wardha), affiliated to the Nagpur University, India. Since July 
1, 2007 to Apr 30, 2009, she was Professor of Electrical and Electronics Engineering, Disha Institute of Mgmt. and Tech., Raipur (C.G.) 
affiliated to the Chhattisgarh Swami Vivekananda Technical University, Bhilai India.Where she is engaged in teaching & research. she 
was Professor & Head of Electronics/Electronics&Communication Engineering at Sursesh Deshmukh College of Engineering, Wardha – 
Maharashtra (India), since May , 2009 to June 2013. Presently, she is Professor & Head Electrical  Engineering at G.H.Raisoni College of 
Engineering (Autonomous Institute) Nagpur – Maharashtra (India), since June2013,. Her main areas of interest are microprocessors & 
microcontrollers based system design, image processing & intelligent transportation. She is a Member of the Institution of Engineers 
(India) and a Life Member of the Indian Society for technical Education. 
